TWO STAGE OTA DESIGN

Kalpana Manickavasagam,
Madras Institute of Technology,
Anna University.

AIM:

To design a 2-stage, single-ended op-amp with PMOS inputs with the following design specifications. The first stage is a differential pair with a current mirror load. The second stage is a common source amplifier. Use a simple current source with a diode-connected PMOS load as the bias circuit. Use Miller compensation and if necessary use zero cancelling resistor.

VDD = 3.3V
DC Gain ≥ 60 dB
GBW = as high as possible
Phase Margin ≥ 60 degrees
Slew Rate: as high as possible
Power Consumption ≤ 1.65 mW excluding bias circuit
CL = 5 pF
Input Voltage Swing: 0V to 1.4V
Output Voltage Swing: 0.3V to 2.7V
Input-referred Offset Voltage: as low as possible
Common Mode Rejection Ratio (CMRR): as high as possible
Power Supply Rejection Ratio (PSRR+/ PSRR-): as high as possible

Use the TSMC 0.35µm process. Simulate the design over typical, fast and slow process corners. The process corners are defined as:
• The ‘slow’ corner (slow NMOS/slow PMOS parameters, 70 °C, 3.0 V)
• The ‘fast’ corner (fast NMOS/fast PMOS parameters, 0 °C, 3.6 V)
• Typical conditions (typical parameters, 27 °C, 3.3 V)
CIRCUIT DIAGRAM:

TWO STAGE OTA DESIGN

* Use Of Smaller Value of W => Small Parasitic Capacitance
SUMMARY:-

A two-stage opamp configuration isolates the gain and swing requirements. The 1\textsuperscript{st} stage provides high gain while the second stage gives large swings.

The first stage, however, consists of a mirror pole at node 2 in the above circuit diagram. Also, the differential pairs using active current mirrors exhibit a zero located at twice the mirror pole frequency.

The greater the spacing between the Gain Crossover Frequency and the Phase Crossover Frequency, the more stable the feedback system is. The above observation leads to the concept of phase margin. To improve the latter, Miller Compensation and Zero Cancelling Resistor have been used. The former moves the output pole away from the origin and moves the dominant pole towards the origin. This effect is called Pole-Splitting. The zero in the right half plane slows down the drop of the magnitude, thereby pushing the gain crossover away from the origin. To avoid this, a zero cancelling resistor with a value $R_z = g_m r^{-1}$ is used. In practice, the zero can even be moved into the left half plane so as to cancel the 1\textsuperscript{st} non-dominant pole.

However, the process of cancelling the non-dominant pole has 2 important drawbacks:

1) If $CL$ is unknown or variable, it is difficult to fix the value of $R_z$.

2) $R_z$, typically realised by a MOS transistor in triode region, changes substantially as output voltage excursions are coupled through $C_C$ to node 5, thereby degrading the large-signal settling response.
<table>
<thead>
<tr>
<th>SPECIFICATION</th>
<th>TYPICAL (T=27°C, Vdd=3.3V)</th>
<th>SLOW CORNER (T=70°C, Vdd=3V)</th>
<th>FAST CORNER (T=0°C, Vdd=3.6V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>85.47 dB</td>
<td>82.45 dB</td>
<td>87.3 dB</td>
</tr>
<tr>
<td>Unity Gain Bandwidth</td>
<td>25.11 MHz</td>
<td>19.95 MHz</td>
<td>31.62 MHz</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>0.5 mW</td>
<td>0.4464 mW</td>
<td>0.554 mW</td>
</tr>
<tr>
<td>(excluding Bias Circuit)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Phase Margin</td>
<td>85.47°</td>
<td>82.31°</td>
<td>87.9°</td>
</tr>
<tr>
<td>Static Current Consumption</td>
<td>0.052 mA</td>
<td>0.1488 mA</td>
<td>0.1539 mA</td>
</tr>
<tr>
<td>Slew Rate</td>
<td>14.82 V/µs</td>
<td>12.56 V/µs</td>
<td>17.77 V/µs</td>
</tr>
</tbody>
</table>

WAVEFORMS:-

![Typical Open Loop Gain and Phase Plot](attachment:image.png)

File: C:Users\venkatesh\Documents\TopSPICE\Circuits\OTA-ASSIGN.OUT  Rev: 130
SLOW CORNER - OPEN GAIN LOOP AND PHASE PLOT

Plot 1:
- (VDB(VOUT))

Plot 2:
- (VP(VOUT))

Cursor 1:
- FREQ=19.852023E6
- (VP(VOUT))=97.693258

Cursor 2 (x):
- FREQ=1
- (VDB(VOUT))=82.453656

File: C:\Users\venkatesh\Documents\TopSPICE\Circuits\OTA-ASSIGN.OUT  Rev: 132

SLOW CORNER - OUTPUT SWING

Cursor 1 (+):
- TIME=1.525
- (V(VOUT))=2.5296236

Cursor 2 (x):
- TIME=1.775
- (V(VOUT))=119.71876m

File: C:\Users\venkatesh\Documents\TopSPICE\Circuits\OTA-ASSIGN.OUT  Rev: 132
REFERENCES:

• Design of MOS Operational Amplifier Design by P.Gray and R.Meyer

• Design of Analog Integrated Circuits, Behzad Razavi.